10% off your first subscriptionNew customers — use code NORDIC10 at checkout.Use code NORDIC10
Claim 10% off
Nordic Roles logoNordic Roles
← Back to jobs

Master Thesis: Implementing a Python-Based Verification Framework for Ethernet

Telefonaktiebolaget LM Ericsson · Lund

posted 1mo ago, last live 13d ago

Key factors at a glance

Seniority
Intern
Experience
—
Work mode
—
Salary
Not stated
Required working language
English

Must-haves

  • Currently pursuing a master’s degree in electrical engineering, Computer Engineering, Embedded Systems or a related field
  • Background in digital design and RTL coding using VHDL, Verilog, or SystemVerilog
  • Basic scripting experience in Python and TCL
  • Strong analytical and problem-solving skills
  • Ability to document technical work clearly and communicate findings effectively

Nice-to-haves

  • Experience with Cocotb
  • Interest in Ethernet, communication protocols, ASIC development and digital verification
Python

How you match

See how your skills match this role — and what to learn to close the gap.

Unlock

Company hiring signal

See whether Telefonaktiebolaget LM Ericsson is scaling up or slowing down, from its posting history.

Unlock

Original posting

English

## Join our Team About this opportunity Join Ericsson in Lund for a Master’s thesis focused on developing a Python-based verification framework for Ethernet transmitter and receiver designs. Ethernet is a core communication technology in modern digital systems and robust verification is essential for validating packet generation, transmission, reception and protocol compliance. In this thesis, you will investigate how Cocotb and Python can complement traditional SystemVerilog/UVM-based verification by enabling reusable, maintainable and productive verification environments. What you will do * Develop a Cocotb-based verification environment for Ethernet transmitter and receiver RTL designs. * Create Python-based Ethernet packet generators. * Drive packets into the transmitter and verify their correct reception at the receiver. * Implement protocol-aware scoreboards, reference models and checkers. * Perform automated end-to-end verification of Ethernet packet transfer. * Evaluate Cocotb’s effectiveness compared with traditional verification methodologies, with focus on productivity, maintainability and reusability. * Document the design, implementation, test strategy, results and recommendations for adoption in ASIC verification environments. The skills you bring * Currently pursuing a master’s degree in electrical engineering, Computer Engineering, Embedded Systems or a related field. * Background in digital design and RTL coding using VHDL, Verilog, or SystemVerilog. * Basic scripting experience in Python and TCL; experience with Cocotb is an advantage. * Interest in Ethernet, communication protocols, ASIC development and digital verification. * Strong analytical and problem-solving skills. * Ability to document technical work clearly and communicate findings effectively.

Shown in its original English. To apply, continue to the company's own page.